
Appln No.: 09/993,336

Page 1 of 4

Applicant(s): Chaitanya S. Rajguru FLASH MEMORY PROGRAM AND ERASE OPERATIONS






FIG. 2

Appln No.: 09/993,336

Page 2 of 4

Applicant(s): Chaitanya S. Rajguru

FLASH MEMORY PROGRAM AND ERASE OPERATIONS




FIG. 3A

The state of the s

TABLE: VOLTAGE FOR PROCESSING FLASH DEVICE

	<u>Vg</u>	∨d	<u>Vs</u>	$\int_{0}^{40}$
PROGRAM	10	6	0	
ERASE	-10	0	FLOAT	
READ	5	1	0	

FIG. 3B




FIG. 4

Appln No.: 09/993,336

Page 4 of 4

Applicant(s): Chaitanya S. Rajguru

FLASH MEMORY PROGRAM AND ERASE OPERATIONS

